Free Essay

Modelling of Modern Microprocessors

In:

Submitted By sidakaoo7
Words 1808
Pages 8
Modelling Of Modern Microprocessors

Siddhant (Author)
Department of Computer Science
Lovely Professional University
Phagwara, India siddhant_s@outlook.com Abstract--Microprocessors are also known as a CPU or central processing unit is a complete computation engine that is fabricated on a single chip. The first microprocessor was the
Intel 4004, introduced in 1971. This paper covers the evolution in microprocessors and the changes in the architecture of the microprocessor, the details of the latest microprocessors and the machines using them.
The paper also discusses how the number of transistors affects the performance of processor. 


A microprocessor can move data from one memory location to another.
A microprocessor can make decisions and jump to a new set of instructions based on those decisions.

The native language of a microprocessor is
Assembly Language. The above mentioned are the three basic activities of a microprocessor. An extremely simple microprocessor capable of performing the above mentioned operations loos like: Index terms—Modern, architecture, Intel, PC, Apple.

I. INTRODUCTION
The microprocessor is the heart of any normal computer, whether it is a desktop machine , a server or a laptop . The first microprocessor to make a real splash in the market was the Intel 8088, introduced in 1979 and incorporated into the IBM PC
(which first appeared around 1982).The microprocessor is made up of transistors. CHIPA chip is also called an integrated circuit. Generally it is a small, thin piece of silicon onto which the transistors making up the microprocessor have been fixed. A chip might be as large as an inch on a side and can contain tens of millions of transistors.
Simpler processors might consist of a few thousand transistors fixed onto a chip just a few millimeters square. A microprocessor is a device that executes a collection of machine instructions that tell the processor what to do. Based on the instructions, a microprocessor does three basic things:


Using its ALU (Arithmetic/Logic Unit), a microprocessor can perform mathematical operations like addition, subtraction, multiplication and division. Modern microprocessors contain complete floating point processors that can perform extremely sophisticated operations on large floating point numbers.

the components of this simple microprocessor:




Registers A, B and C are simply latches made out of flip-flops.
The address latch is just like registers A, B and C.
The when told to do so, and also to reset to zero program counter is a latch with the extra ability to increment by 1when told to do so.

Modelling Of Modern Microprocessors


The ALU could be as simple as an 8-bit adder, or it might be able to add, subtract, multiply and divide 8-bit values. We will assume the latter here.



The test register is a special latch that can hold values from comparisons performed in the ALU. An ALU can normally compare two numbers and determine if they are equal, if one is greater than the other, etc.
The test register can also normally hold a carry bit from the last stage of the adder. It stores these values in flip-flops and then the instruction decoder can use the values to make decisions.



There are 6 boxes marked "3-State" in the diagram. These are tri-state buffers. A tristate buffer can pass a 1, a 0 or it can essentially disconnect its output (imagine a switch that totally disconnects the output line from the wire the output is heading toward). A tri-state buffer allows multiple outputs to connect to a wire, but only one of them to actually drive a 1 or a 0 onto the line. The instruction register and instruction decoder are responsible for controlling all of the other components.



Even the incredibly simple microprocessor shown in the previous example will have a fairly large set of instructions that it can perform. The collection of instructions is implemented as bit patterns, each one of which has a different meaning when loaded into the instruction register. Humans are not particularly good at remembering bit patterns, so a set of short words are defined to represent the different bit patterns.
This collection of words is called the assembly language of the processor. An assembler can translate the words into their bit patterns very easily, and then the output of the assembler is placed in memory for the microprocessor to execute. II. PERFORMANCE
Reduced instruction set computing or RISC is a CPU design strategy based on the insight that simplified (as opposed to complex) instructions can provide higher performance if this simplicity enables much faster execution of each instruction. A computer based on this strategy is a reduced instruction set computer, also called RISC.
The opposing architecture is known as complex instruction set computing, i.e. CISC. "The number of transistors incorporated in a chip will approximately double every 24 months" forecasted
Gordon Moore-the co-founder of Intel Corp. The number of transistors available has a huge effect on the performance of a processor. A typical instruction in a processor like an 8088 took 15 clock cycles to execute. Because of the design of the multiplier, it took approximately 80 cycles just to do one 16-bit multiplication on the 8088. With more transistors, much more powerful multipliers capable of singlecycle speeds become possible.
More transistors also allow a technology called pipelining. In a pipelined architecture, instruction execution overlaps. So even though it might take 5 clock cycles to execute each instruction, there can be 5 instructions in various stages of execution simultaneously. That way it looks like one instruction completes every clock cycle.
Many modern processors have multiple instruction decoders, each with its own pipeline. This allows multiple instruction streams, which means more than one instruction can complete during each clock cycle.
This technique can be quite complex to implement, so it takes lots of transistors.
Fig 2.1- The Instruction flow of a sequential processor

Modelling Of Modern Microprocessors
Fig.2.2- The Instruction flow of a pipelined processor

could understand and execute series of operations. Thus the processor would come with a specific instruction ‘MUL’ in its instruction set. ‘MUL’ will loads the two values from

the memory into separate registers, multiplies the operands in the execution unit, and then stores the product in the appropriate location. So, the entire task of multiplying two numbers can be completed with one instruction:
MUL 1:3, 4:2
MUL is referred to as a "complex instruction" as it operates directly on the computer's memory banks and does not require the programmer to explicitly call any loading or storing functions.
RISC VS CISC – An Example of multiplication of two numbers in memory. Suppose that the main memory is divided into locations numbered from
(row) 1: (column) 1 to (row) 5: (column) 4. The execution unit is responsible for carrying out all computations. However, the execution unit can only operate on data that has been loaded into one of the four registers (A, B, C, or D). Let's say we want to find the product of two numbers - one stored in location 1:3 and another stored in location 4:2 and store back the result to 1:3

CISC Approach
CISC design would try to finish the task in the minimum possible instructions by implementing hardware which

RISC Approach
RISC processors use simple instructions that can be executed within a clock cycle. Thus, ‘MUL’ instruction will be divided into three instructions.
i)
"LOAD," which moves data from the memory bank to a register, ii) "PROD," which finds the product of two operands located within the registers, and iii) "STORE," which moves data from a register to the memory banks.
In order to perform the task, a programmer would need to code four lines of assembly:
LOAD A, 1:3
LOAD B, 4:2
PROD A, B
STORE 1:3, A
III. EVOLUTION
The first multi-chip 16-bit microprocessor was the
National Semiconductor IMP-16, introduced in early
1973. An 8-bit version of the chipset was introduced in 1974 as the IMP-8. During the same year, National introduced the first 16-bit single-chip microprocessor, the PACE (see the nearby photo), which was later followed by an NMOS version, the INS8900. The first single-chip 16-bit microprocessor was TI's TMS 9900, introduced in
1976, which was also compatible with their TI-990 line of minicomputers. Intel produced its first 16 bit processor, the 8086, in 1978. It was source compatible with the 8080 and 8085 (an 8080 derivative). This chip has probably had more effect on the present day computer market than any other, although whether this is justified is debatable; the

Modelling Of Modern Microprocessors chip was compatible with the 4 year old 8080 and this meant it had to use a most unusual overlapping segment register process to access a full 1 Megabyte of memory. The most significant of the 32-bit designs is the MC68000, introduced in 1979. The 68K, as it was widely known, had 32-bit registers but used 16bit internal data paths, and a 16-bit external data bus to reduce pin count, and supported only 24-bit addresses. Motorola generally described it as a 16-bit processor, though it clearly has 32-bit architecture.
The combination of high performance, large (16 megabytes (2^24)) memory space and fairly low costs made it the most popular CPU design of its class. The Apple Lisa and Macintosh designs made use of the 68000, as did a host of other designs in the mid-1980s, including the Atari ST and Commodore
Amiga.
The world's first single-chip fully-32-bit microprocessor, featuring 32-bit data paths, 32-bit buses, and 32-bit addresses, was the AT&T Bell Labs
BELLMAC-32A, with first samples in 1980, and general production in 1982 and the todays microprocessors known as the modern microprocessors are Intel core i3,i5 and i7 microprocessors used in every known PC.
Table 3.1- Exponential rise in number of transistors Microprocessor
8088
Pentium 4

Microarchitecture and cores
-----------------------------------------

Core i3(32nm)

Sandy Bridge,2

Core i3(22nm)

Haswell ,2

Core i5(22nm)

Sandy Bridge,4

Core i5(22nm)

Ivy Bridge,4

Core i7(22nm)

Sandy Bridge,4

Core i7(22nm)

Ivy Bridge,4

Core i7(22nm)

Ivy Bridge,6

No. of transistors 29,000
55
Million
624
Million
1.3
Billion
1.16
Billion
1.4
Billion
1.27
Billion
1.4
Billion
1.86
Billion

Sourcehttp://en.wikipedia.org/wiki/Transistor_count#Micro processors IV. REFERENCES
1.http://en.wikipedia.org/wiki/List_of_Intel_Core_i3
_microprocessors#.22Ivy_Bridge.22_.2822_nm.29_2
2.http://en.wikipedia.org/wiki/Transistor_count#Micr
oprocessors
3.http://www.intel.com/content/www/us/en/history/m
useum-gordon-moore-law.html
4. http://www.zenithindia.com/zen/TrainingMaterial/details/howmicropro cessorswork.htm 5. http://historycomputer.com/ModernComputer/Basis/microprocess or.html 6. https://illumin.usc.edu/printer/123/microprocessors-thesilicon-revolution/

Similar Documents

Free Essay

Java Programming

...Trigonometry Linear Algebra I Elementary Mechanics Heat and Properties of Matter Introductory Practical Physics I * Students are expected to offer at least one elective course per semester. Also they can only register a maximum of 25 units per semester Total Credit Unit - Compulsory Total Credit Unit - Elective Total Credit Units 2 2 2 2 2 2 2 2 2 C C C C C C C C C 18 0 18 2 2 2 2 2 2 2 2 2 2 C C C C C C C C C C 2nd Semester GST 102 Use of English and Communication Skills II GST 105 History and Philosophy of Science CIT 102 Software Application Skills MTH 102 Introductory Statistics MTH 112 Differential Calculus MTH 122 Integral Calculus MTH 142 Vectors and Geometry PHY 124 Geometric and Wave Optics PHY 132 Electricity, Magnetism and Modern Physics PHY 192 Introductory Practical Physics II * Students are expected to offer at least one elective course per semester. Also they can only register a maximum of 25 units per semester Total Credit Unit - Compulsory Total Credit Unit - Elective Total Credit Units 20 0 20 200 Level Course Code 1st Semester GST 201 CIT 211 GST 203 CIT 213 CIT 215 CIT 237 MTH 211 MTH 213 MTH 241 MTH 281 Course Titles Unit(s) Status Nigerian Peoples and Cultures Introduction to Operating Systems Introduction to Philosophy and Logic Elementary Data Processing Introduction to Programming Languages Programming & Algorithms Introduction to Set Theory and Abstract Algebra Numerical Analysis I Introduction to Real Analysis Mathematical Methods I * Students...

Words: 911 - Pages: 4

Premium Essay

Computer Science Careers

...Information Science Careers Brian Maltass University of South Florida Introduction They say that we are living in information age, this however is a clear scandal that neither definition nor theory, of information both precise and broad enough to qualify such assertion sensible. Niels Ole Fiennemann in the year 2001 came up with Media’s general history. He said that no Society could exist where exchange and production of information is of little significance. Therefore one cannot compare information societies and industrial societies in any steady way. Information societies could be industrial societies and industrial societies could as well mean information societies. The following is a media matrix he suggested. literature cultures: writing(number systems and primary alphabets),secondly print cultures: print + speech + written texts, Second order alphabetical cultures: written texts + speech + analogue electrical media + digital media and speech based oral cultures .This paper seeks to visit the origin of the Information Technology and the developments it has undergone to become what it is today. In history of development of information technology, the paper looks into challenges that were encountered during the advancement stages. Discussion In today’s era, the crucial influence with regard to the concept of information is borrowed from information theory that was developed by Shannon alongside others. In...

Words: 2995 - Pages: 12

Free Essay

Nit-Silchar B.Tech Syllabus

...NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR Bachelor of Technology Programmes amï´>r¶ JH$s g§ñWmZ, m¡Úmo{ à VO o pñ Vw dZ m dY r V ‘ ñ Syllabi and Regulations for Undergraduate PROGRAMME OF STUDY (wef 2012 entry batch) Ma {gb Course Structure for B.Tech (4years, 8 Semester Course) Civil Engineering ( to be applicable from 2012 entry batch onwards) Course No CH-1101 /PH-1101 EE-1101 MA-1101 CE-1101 HS-1101 CH-1111 /PH-1111 ME-1111 Course Name Semester-1 Chemistry/Physics Basic Electrical Engineering Mathematics-I Engineering Graphics Communication Skills Chemistry/Physics Laboratory Workshop Physical Training-I NCC/NSO/NSS L 3 3 3 1 3 0 0 0 0 13 T 1 0 1 0 0 0 0 0 0 2 1 1 1 1 0 0 0 0 4 1 1 0 0 0 0 0 0 2 0 0 0 0 P 0 0 0 3 0 2 3 2 2 8 0 0 0 0 0 2 2 2 2 0 0 0 0 0 2 2 2 6 0 0 8 2 C 8 6 8 5 6 2 3 0 0 38 8 8 8 8 6 2 0 0 40 8 8 6 6 6 2 2 2 40 6 6 8 2 Course No EC-1101 CS-1101 MA-1102 ME-1101 PH-1101/ CH-1101 CS-1111 EE-1111 PH-1111/ CH-1111 Course Name Semester-2 Basic Electronics Introduction to Computing Mathematics-II Engineering Mechanics Physics/Chemistry Computing Laboratory Electrical Science Laboratory Physics/Chemistry Laboratory Physical Training –II NCC/NSO/NSS Semester-4 Structural Analysis-I Hydraulics Environmental Engg-I Structural Design-I Managerial Economics Engg. Geology Laboratory Hydraulics Laboratory Physical Training-IV NCC/NSO/NSS Semester-6 Structural Design-II Structural Analysis-III Foundation Engineering Transportation Engineering-II Hydrology &Flood...

Words: 126345 - Pages: 506

Free Essay

Boob

...MAHATMA GANDHI UNIVERSITY TIMETABLE FOR B.TECH DEGREE EXAMINATIONS, MAY, 2015 Ref: Notification No. EA I/1/352/2015 dated 18.03.2015 Semester I & II (New Scheme) (2014 Admission Regular, 2013 Admission – Improvement & Supplementary /2010 Admission onwards Supplementary) (Time 9.30 a.m to 12.30 p.m on all days) |Day & Date |Subject |Branch | | | |Thursday |EN010 102 |Common for all branches | | | |07.05.2015 |Engineering Physics | | | | |Monday |EN010 103 Engineering Chemistry & |Common for all branches | | | |11.05.2015 |Environmental | | | | | |Studies | | | | |Wednesday |EN010 101 |Common for all branches | | | |13.05.2015 |Engineering Mathematics-I | | | | |Friday |EN010 106 Basic Civil Engineering...

Words: 5159 - Pages: 21

Premium Essay

Is Vct

...MASTER OF TECHNOLOGY ADVANCED ELECTIVES SELECTION For Semester II 2014/2015 ATA/SE-DIP/TS-11/V1.34 Master of Technology in Software /Knowledge Engineering and Enterprise Business Analytics Table of Contents. MTECH ADVANCED ELECTIVES 1. INTRODUCTION. 1.1 Overview. 1.2 Courses. 1.3 Assessment. 1.4 Elective Selection Process. 2 2 2 2 3 3 2. SCHEDULE FOR ADVANCED ELECTIVES OFFERED DURING SEMESTER II 2014/2015. 2.1 MTech SE and KE Students. 2.2 MTech EBAC Students. 5 5 9 3. CURRICULUM. 12 4. DESCRIPTION OF COURSES. 4.1 Department of Electrical & Computer Engineering. 4.2 School of Computing. 4.3 Institute of Systems Science. 4.4 Department of Industrial & Systems Engineering. 4.5 Division of Engineering & Technology Management. 12 15 23 31 32 34 ATA/SE-DIP/TS-11/V1.34 page 1 of 35 Master of Technology in Software /Knowledge Engineering and Enterprise Business Analytics MASTER OF TECHNOLOGY Advanced Electives 1. INTRODUCTION 1.1 Overview All students that expect to have passed four core courses and eight basic electives after completing the scheduled examinations in November, and also have or expect to pass their project/internship, will be entitled to commence their Advanced Electives in NUS Semester II 2014/2015, which starts on 12 January 2015. However, it should be noted that a student’s registration for the Advanced Electives will be withdrawn if they either: 1. 2. 3. 4. 5. Fail any elective examination in November. Do not successfully...

Words: 15607 - Pages: 63

Free Essay

Innovation and Erp Systems

...Scheme and Syllabus of B.E. (Computer Science and Engineering) 3 rd th TO 8 Semester 2014-2015 University Institute of Engineering and Technology, Panjab University, Chandigarh DEPARTMENT: COMPUTER SCIENCE AND ENGINEERING VISION: To be recognized as an international leader in Computer Science and Engineering education and research to benefit society globally. MISSION: · · · · To move forward as frontiers of human knowledge to enrich the citizen, the nation, and the world. To excel in research and innovation that discovers new knowledge and enables new technologies and systems. To develop technocrats, entrepreneurs, and business leaders of future who will strive to improve the quality of human life. To create world class computing infrastructure for the enhancement of technical knowledge in field of Computer Science and Engineering. PROGRAMME: B.E. CSE (UG PROGRAMME) PROGRAMME EDUCATIONAL OBJECTIVES: I. Graduates will work as software professional in industry of repute. II. Graduates will pursue higher studies and research in engineering and management disciplines. III. Graduates will work as entrepreneurs by establishing startups to take up projects for societal and environmental cause. PROGRAMME OUTCOMES: A. Ability to effectively apply knowledge of computing, applied sciences and mathematics to computer science & engineering problems. B. Identify, formulate, research literature, and analyze complex computer science & engineering problems reaching substantiated conclusions...

Words: 23989 - Pages: 96

Premium Essay

Electrical Electronics

...UNIVERSITY OF KERALA B. TECH DEGREE COURSE 2008 SCHEME ELECTRICAL AND ELECTRONICS ENGINEERING I to VIII SEMESTER SCHEME AND SYLLABUS BOARD OF STUDIES IN ENGINEERING AND FACULTY OF ENGINEERING AND TECHNOLOGY UNIVERSITY OF KERALA B.Tech Degree Course – 2008 Scheme REGULATIONS 1. Conditions for Admission Candidates for admission to the B.Tech degree course shall be required to have passed the Higher Secondary Examination, Kerala or 12th Standard V.H.S.E., C.B.S.E., I.S.C. or any examination accepted by the university as equivalent thereto obtaining not less than 50% in Mathematics and 50% in Mathematics, Physics and Chemistry/ Bio- technology/ Computer Science/ Biology put together, or a diploma in Engineering awarded by the Board of Technical Education, Kerala or an examination recognized as equivalent thereto after undergoing an institutional course of at least three years securing a minimum of 50 % marks in the final diploma examination subject to the usual concessions allowed for backward classes and other communities as specified from time to time. 2. Duration of the course i) The course for the B.Tech Degree shall extend over a period of four academic years comprising of eight semesters. The first and second semester shall be combined and each semester from third semester onwards shall cover the groups of subjects as given in the curriculum and scheme of examination ii) Each semester shall ordinarily comprise of not less than 400 working periods each of 60 minutes...

Words: 36386 - Pages: 146

Free Essay

A Survey of Checkpointing Strategies for Shared-Memory Hpc Applications

...Mario Cara Carmona University of Illinois, Urbana-Champaign April 25, 2012 1 Introduction Fault tolerant protocols have always been a major research topic for the HPC community. Harnessing microprocessors to solve large computational problems has required the use of many microprocessors in a single system. Whereas today the large server machines in the business sector may have as many as 32 processors, large supercomputers can have thousands or tens of thousands of processors in a single machine. While this approach has proven itself to be highly effective in expanding the limits of computational capability, it has also brought to the foreground new challenges that did not arise in smaller systems. Fault tolerance is one such critical challenge.The problem of fault tolerance in modern systems arises from two important HPC trends. First is the rising frequency of faults in systems. Second is the increasing size and running times of applications running on these systems, making them more vulnerable to these faults. HPC systems are vulnerable to faults for three major reasons. First, whereas older machines were built from custommade,high-quality components, modern systems use commodity components that were designed and built for a less reliability-aware market. Second, as modern systems are made from more and more components, the probability of one of them failing becomes quite large, even if the individual components are reliable. Finally, as circuit feature sizes become...

Words: 7288 - Pages: 30

Free Essay

Syllabus

...SCHEME OF EXAMINATION FOR MASTER OF COMPUTER APPLICATIONS (MCA) (SIX-SEMESTER Programme) |Semester – I | |Paper |Title of the Paper |Duration |Maximum Marks |Total | |No. | |Of Exam | | | | | | |Theory |Sessional* | | |MCA-101 |Computer Fundamentals and Problem Solving Using C |3 Hours |80 |20 |100 | |MCA-102 |Computer Organisation |3 Hours |80 |20 |100 | |MCA-103 |Discrete Mathematical Structures |3 Hours |80 |20 |100 | |MCA-104 |Software Engineering |3 Hours |80 |20 |100 | |MCA-105 |Computer Oriented Numerical and Statistical Methods |3 Hours |80 |20 |100 | |MCA-106 |Software Laboratory - I |3 Hours | | |100 | | |C (Based on MCA-101) |...

Words: 13848 - Pages: 56

Free Essay

It Management

...Contents Cover Page Error! Bookmark not defined. QUESTION 1 QUESTION 2 .................................................................................................... 2 .................................................................................................... 7 2.1 Briefly describe “The Information Processing Cycle”, showing its diagrammatic representation …………………………………………………………………………….. 7 2.2 Briefly describe “Moore’s Law”. Is this law still applicable nowadays? Justify your answer. QUESTION 3 ……………………………………………………………………………. 9 .................................................................................................. 13 3.1 Discuss how the Internet has transformed the world. (10) ................................. 13 3.2 Discuss the advantages and disadvantages of using the Intranet? .................... 16 QUESTION 4 18 BIBLIOGRAPHY ...................................................................................................... 24 FIGURES Figure 1: Information Processing Cycle …………………………………………………8 Figure 2 Plot of CPU transistor counts Figure 3: Strategic Planning Process Figure 4 Porters Five Forces Model …………………….…………………………11 …………………………………….…………20 ……………………………………………….22 TABLES Table 1 Student SWOT Analysis ……………………………………………………….22 QUESTION 1 (25) Discuss how Information Technology can be used in tertiary institutions like MANCOSA to enhance teaching and learning. Confine your discussion to any tertiary institution of your choice...

Words: 5679 - Pages: 23

Premium Essay

Dgdz

...1 AMERICAN INTERNATIONAL UNIVERSITY-BANGLADESH SUMMER, 2009-2010 SEC A B C TIME 8:0 - 9:30 8:0 - 12:0 9:30 - 11:0 8:0 - 12:0 11:0 - 12:30 8:0 - 12:0 DAY ST M MW T ST S RM 423 CL2 423 CL2 423 CL2 COMPUTER SCIENCE CODE COURSE NAME 00512 INTRO TO PROGRAMMING (BBA) LABORATORY 00513 INTRO TO PROGRAMMING (BBA) LABORATORY 00514 INTRO TO PROGRAMMING (BBA) LABORATORY 00516 00517 00518 00519 00520 00521 00522 00523 00524 00525 00526 00527 00528 00529 00530 00531 00532 00533 00534 00535 INTRO TO PROGRAMMING (BBA) LABORATORY INTRO TO PROGRAMMING (BBA) LABORATORY INTRO TO PROGRAMMING (BBA) LABORATORY INTRO TO PROGRAMMING (BBA) LABORATORY INTRO TO PROGRAMMING (BBA) LABORATORY COMPUTER FUNDAMENTAL (BBA) COMPUTER FUNDAMENTAL (BBA) COMPUTER FUNDAMENTAL (BBA) THEORY OF COMPUTATION THEORY OF COMPUTATION PROGRAMMING LANGUAGE 1(EEE) LABORATORY PROGRAMMING LANGUAGE 1(EEE) LABORATORY PROGRAMMING LANGUAGE 1(EEE) LABORATORY PROGRAMMING LANGUAGE 1(EEE) LABORATORY PROGRAMMING LANGUAGE 1(EEE) LABORATORY PROGRAMMING LANGUAGE 2 (EEE) LABORATORY PROGRAMMING LANGUAGE 2 (EEE) LABORATORY PROGRAMMING LANGUAGE 2 (EEE) LABORATORY PROGRAMMING LANGUAGE 2 (EEE) LABORATORY PROGRAMMING LANGUAGE 2 (EEE) LABORATORY E F G H I A B C A B A B C D E A B C D E 2:30 - 4:0 12:0 - 4:0 4:0 - 5:30 12:0 - 4:0 5:30 - 7:0 12:0 - 4:0 8:0 - 9:30 8:0 - 12:0 9:30 - 11:0 8:0 - 12:0 8:0 - 10:0 10:0 - 12:0 12:0 - 2:0 2:0 - 4:0 4:0 - 6:0 11:0 - 12:30 8:0 - 12:0 12:30 - 2:0 12:0 - 4:0 2:30 - 4:0 12:0 - 4:0 4:0 - 5:30 8:0 -...

Words: 10014 - Pages: 41

Premium Essay

Hai, How Are U

...UNIVERSITY OF KERALA B. TECH. DEGREE COURSE 2008 ADMISSION REGULATIONS and I  VIII SEMESTERS SCHEME AND SYLLABUS of COMPUTER SCIENCE AND ENGINEERING B.Tech Comp. Sc. & Engg., University of Kerala 2 UNIVERSITY OF KERALA B.Tech Degree Course – 2008 Scheme REGULATIONS 1. Conditions for Admission Candidates for admission to the B.Tech degree course shall be required to have passed the Higher Secondary Examination, Kerala or 12th Standard V.H.S.E., C.B.S.E., I.S.C. or any examination accepted by the university as equivalent thereto obtaining not less than 50% in Mathematics and 50% in Mathematics, Physics and Chemistry/ Bio- technology/ Computer Science/ Biology put together, or a diploma in Engineering awarded by the Board of Technical Education, Kerala or an examination recognized as equivalent thereto after undergoing an institutional course of at least three years securing a minimum of 50 % marks in the final diploma examination subject to the usual concessions allowed for backward classes and other communities as specified from time to time. 2. Duration of the course i) The course for the B.Tech Degree shall extend over a period of four academic years comprising of eight semesters. The first and second semester shall be combined and each semester from third semester onwards shall cover the groups of subjects as given in the curriculum and scheme of examination ii) Each semester shall ordinarily comprise of not less than 400 working periods each of 60 minutes duration...

Words: 34195 - Pages: 137

Premium Essay

Introduction of Computer

...UNIT 1 A Introduction to computers Unit 1 WUC 117/03 Introduction to Computing and Internet Introduction to Computers B WAWASAN OPEN UNIVERSITY WUC 117/03 Introduction to Computing and Internet COURSE TEAM Course Team Coordinator: Mr. Kevin Tan Pooi Soo Content Writer: Ms. Parasathy Daivasigamani Instructional Designer: Ms. Jeanne Chow Academic Members: Mr. Chandarasageran a/l Natarajan and Mr. Ishan Sudeera Abeywardena COURSE COORDINATOR Mr. Kevin Tan Pooi Soo EXTERNAL COURSE ASSESSOR Associate Professor Norhaziah Md Salleh PRODUCTION Editor: Mr. Terence Too Yang-Yau In-house Editor: Ms. Jeanne Chow Graphic Designers: Ms. Patsy Yap and Ms. Leong Yin Ling Wawasan Open University is Malaysia’s first private not-for-profit tertiary institution dedicated to adult learners. It is funded by the Wawasan Education Foundation, a tax-exempt entity established by the Malaysian People’s Movement Party (Gerakan) and supported by the Yeap Chor Ee Charitable and Endowment Trusts, other charities, corporations and members of the public. The course material development of the university is funded by Yeap Chor Ee Charitable and Endowment Trusts. © 2008 Wawasan Open University First revision S1 2011 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without prior written permission from WOU. Wawasan Open...

Words: 26839 - Pages: 108

Premium Essay

Damsel

...Course Catalogue Published June 2014 The information contained within this document was accurate at the time of publication indicated above and is subject to change. Please consult your faculty or the Registrar’s office if you require clarification regarding the contents of this document. Note: Program map information located in the faculty sections of this document are relevant to students beginning their studies in 2014-2015, students commencing their UOIT studies during a different academic year should consult their faculty to ensure they are following the correct program map. i Message from President Tim McTiernan I am delighted to welcome you to the University of Ontario Institute of Technology (UOIT), one of Canada’s most modern and dynamic university communities. We are a university that lives by three words: challenge, innovate and connect. You have chosen a university known for how it helps students meet the challenges of the future. We have created a leading-edge, technology-enriched learning environment. We have invested in state-of-the-art research and teaching facilities. We have developed industry-ready programs that align with the university’s visionary research portfolio. UOIT is known for its innovative approaches to learning. In many cases, our undergraduate and graduate students are working alongside their professors on research projects and gaining valuable hands-on learning, which we believe is integral in preparing you to lead and succeed. I encourage...

Words: 195394 - Pages: 782

Premium Essay

Syllabus

...Chandigarh Scheme of Examination of B.E. in Computer Science & Engineering Second Year - Third Semester Subject Title Scheme of Teaching Univesity Sr.No Paper Code External L T P Hour Credits Marks s 1. CSE311 Data Structures 3 1 0 4 4 50 2. 3. 4. 5. 6. 7. 8. 9. Total Second Year -Fourth Semester Sr.No Paper Code 1. 2. 3. 4. 5. 6. CSE411 CSE461 CSE412 CSE462 CSE414 CSE464 Subject Title Scheme of Teaching L 3 0 3 0 3 0 T 1 0 1 0 1 0 P 0 3 0 3 0 3 Hours 4 3 4 3 4 3 Credit 4 2 4 2 4 2 University External Marks 50 50 50 CSE361 CSE313 CSE363 AS301 EC316 EC366 EC317 EC367 Data Structures (Practical) Peripheral Devices & Interfaces Hardware Lab (Practical) Engineering Mathematics – III Digital Electronics Digital Electronics (Practical) Microprocessors Microprocessors (Practical) 0 3 0 3 3 0 3 0 15 0 1 0 1 1 0 1 0 5 3 0 2 0 0 2 0 2 09 3 4 2 4 4 2 4 2 29 2 4 1 4 4 1 4 1 25 50 50 50 50 250 Internal Total Sessional Marks 50 50 50 50 50 50 50 50 50 450 100 50 100 50 100 100 50 100 50 700 7. 8. Total ASC405 CSE 415 Analysis & Design of Algorithms Analysis & Design of Algorithms (Practical) Database Management System Database Management System (Practical) Object Oriented Programming Object Oriented Programming (Practical) Cyber Law & IPR Computer Architecture & Organization Internal Total Sessional Marks 50 100 50 50 50 50 50 50 100 50 100 50 3 3 15 0 1 4 0 0 9 3 4 28 3 4 25 50 50 250 50 50 400 100 100 650 2 Scheme of Examination of B.E. in Computer...

Words: 14784 - Pages: 60