Free Essay

Verilog

In:

Submitted By kamaalbirsingh
Words 317
Pages 2
Project Synopsis
ECE 441
HDL Programming

Topic: Analog to Digital Converter using Verilog programming Language

By: Kamaalbir Singh (Section: E3901, Roll No: B28) &
Jasmeet Singh (Section: E3901, Roll No: B27)

Introduction:
An analog-to-digital converter (ADC) is a device that converts a continuous physical quantity (usually voltage) to a digital number that represents the quantity's amplitude. The conversion involves quantization of the input, so it necessarily introduces a small amount of error. The inverse operation is performed by a digital-to-analog converter (DAC).
Instead of doing a single conversion, an ADC often performs the conversions ("samples" the input) periodically. The result is a sequence of digital values that have converted a continuous-time and continuous-amplitude analog signal to a discrete-time and discrete-amplitude digital signal.
Fig 1:Electric Symbol Of an ADC
Fig 1:Electric Symbol Of an ADC

Design (Using Verilog): * The basic module of the adc will have an input, an output and a clock (clk) as part of the port list. * It will also include some user defined parameters (basically different data types). * The main logic for an adc is to convert an analog input signal into a digital one, so we will design logic for quantization and sampling etc.

Applications: * The major applications of an adc include Music Recording and Digital Signal Processing. * Analog to Digital converters are used virtually everywhere where an analog signal has to be processed, stored, or transported in digital form. * Fast video ADCs are used, for example, in TV tuner cards. * Slow on-chip 8, 10, 12, or 16 bit ADCs are common in microcontrollers. * Very fast ADCs are needed in Digital storage oscilloscopes.

Conclusion:
The final project will be able to perform exactly according to the required results of an ADC. It will include a source code in Verilog programing language and it can be used for the above mentioned purposes.

Similar Documents

Free Essay

Green Barrier

...本科毕业设计(论文) 外文翻译(附外文原文) 学 院: 信息科学与工程学院 课题名称: 电子密码锁设计 专业(方向): 电子信息科学与技术 班 级: 电信科技08-1班 学 生: 朱 日 科 指导教师: 陈 飞 日 期: 2012年5月10日 原 文 Hardware description language In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation.[citation needed] HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics include explicit notation for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between a hierarchy of blocks are properly classified as netlist languages used on electric computer-aided design (CAD). HDLs are used to write executable specifications for hardware. A program designed to implement the underlying semantics of the language statements and simulate the progress of time provides the hardware designer with the ability...

Words: 2891 - Pages: 12

Free Essay

Master in Business Administration

...Encounter® Conformal® Equivalence Checking Reference Manual Conformal ASIC, Conformal Ultra, and Conformal Custom Product Version 9.1 October 2009 © 1997– 2009 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America. Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134, USA Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission. All other trademarks are the property of their respective holders. Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions: 1. The publication may be used solely for personal, informational, and noncommercial...

Words: 66266 - Pages: 266

Free Essay

Asic

...1st Place World Class Verilog & SystemVerilog Training Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill! Clifford E. Cummings Sunburst Design, Inc. cliffc@sunburst-design.com www.sunburst-design.com ABSTRACT One of the most misunderstood constructs in the Verilog language is the nonblocking assignment. Even very experienced Verilog designers do not fully understand how nonblocking assignments are scheduled in an IEEE compliant Verilog simulator and do not understand when and why nonblocking assignments should be used. This paper details how Verilog blocking and nonblocking assignments are scheduled, gives important coding guidelines to infer correct synthesizable logic and details coding styles to avoid Verilog simulation race conditions. 1.0 Introduction Two well known Verilog coding guidelines for modeling logic are: • • Guideline: Use blocking assignments in always blocks that are written to generate combinational logic [1]. Guideline: Use nonblocking assignments in always blocks that are written to generate sequential logic [1]. But why? In general, the answer is simulation related. Ignoring the above guidelines can still infer the correct synthesized logic, but the pre-synthesis simulation might not match the behavior of the synthesized circuit. To understand the reasons behind the above guidelines, one needs to have a full understanding of the functionality and scheduling of Verilog blocking and nonblocking assignments...

Words: 788 - Pages: 4

Free Essay

Aasdfa

...Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example K-map Ex's KMap minimization Binary Subtraction: Suppose, M is Minuend and N is subtrahend Then, M – N can be done based on following three steps: Step 1: Take 2’s complement of N and add it to M. M – N = M + (2^n – N) Step 2: If M is greater than or equal to N then end carry is discarded from the result M –N = M + (2^n – N) – 2^n Step 3: If M is less than N then take 2’s complement of the result and append negative ‘-‘ sign in front M-N = (-) [2^n – (M + (2^n -1))] Example 1 : Perform binary subtraction of two binary numbers M = 10101010 and N = 00111000 M–N 10101010 - 00111000 End carry 1 01110010 Resources Verilog RTL code examples for front-end chip design. Digital Design Topics Half-adder, full-adder, Adder-sub tractor Stack Organization - LIFO, RPN Parity Generation and error checking Binary multiplier circuit. CMOS introduction Digital fundamentals RTL coding guidelines. ICG cell,...

Words: 667 - Pages: 3

Free Essay

Course Syllabus

...School of Engineering ENGR 852: Advanced Digital Design (3 units) Course Objective: This course is designed to teach students advanced topics in digital design, from high level system description down to ASIC implementation. The course begins with a review of the digital design flow and fundamentals of digital design and then moves towards the system level design of digital systems. The design at the system level is done using Verilog hard-ware description language. The students will experience HDL description of digital systems, synthesis, and optimization to gatelevel. The main objectives of the course is   To prepare the student to be an entry-level industrial standard cell ASIC or FPGA designer. To give the student an understanding of issues and tools related to ASIC/FPGA design and implementation including timing, performance and power optimization, verification and manufacturing test. Specific Learning Outcomes: Students completing the course successfully will       explain a modern digital design flow describe a digital system in Verilog HDL perform design optimization and synthesis to gate-level use model EDA (Electronic Design Automation) tools for simulation, verification, and synthesis of digital design perform post-synthesis design validation implement complex digital systems from high-level HDL description down to ASIC implementation Prerequisites:    For undergrads, grade of C- or better in ENGR 356 or equivalent Basic knowledge of digital design...

Words: 1199 - Pages: 5

Free Essay

Fedral Reserve

...DESIGNING SYNCHRONOUS FIFO AND ITS VERILOG IMPLEMENTATION IN HARDWARES Submitted in partial fulfillment for the requirement for the award of degree of bachelor of technology in Electronics and Telecommunication Engineering [pic] School of Electronics Engineering KIIT UNIVERSITY Batch: 2008-2012, Group-8 Under the guidance of Mr. S.Padhi An End-Semester Project Report Submitted by: Akshay Prakash-804008 Avinash Kumar-804029 Ayush Bansal-804031 Barun Kumar-804034 Deepak Kumar Barnwal-804044 KIIT UNIVERSITY, BHUBANESWAR [pic] CERTIFICATE This certificate is to certify that this report entitled “AUTOMATIC VEHICLE PASS USING IMAGE PROCESSING” being submitted by Group-34: Akshay Prakash-804008 Avinash Kumar-804029 Ayush Bansal-804031 Barun Kumar-804034 Deepak Kumar Barnwal-804044 in partial fulfillment of the degree of Bachelor in Technology in “Electronics and Telecommunication engineering” is a bonafide work carried out at KIIT University under the supervision of project guide Prof. S.Padhi Prof A. K. Sen Mr. S.Padhi Dean E&TC Deptt. E&TC Deptt. KIIT University KIIT University TABLE OF CONTENTS: • ACRONYMS ………………………………………………………...3 • ACKNOWLEDGEMENT …………………………………………...4 • HISTORY ……………………………………………………………5 • ABSTRACT...

Words: 2636 - Pages: 11

Free Essay

Afzzzzz

...FINITE STATE MACHINES (FSM) This document describes how to write a finite state machine (FSM) in Verilog. FSM is a behavioral model used to design a computer programs. It will have finite number of states associated with transitions. Functionality of the digital circuit can also be represented with the help of a finite state machine. There are different ways to construct FSM. Today in this lab we will learn to build FSM using flip flops. FSM consists of combinational, sequential and output logic. Combinational logic is used to decide the next state of the FSM, sequential logic is used to store the current state of the FSM. The output logic is a mixture of both combinational and sequential logic as shown in the figure below. M ealy M achine O nly C om binational Logic S equential Logic C ircuit C om binational Logic N ext S tate Logic N ext P resent S tate FF’s S tate O utput Logic outputs C LK More specifically, a hardware implementation requires a register to store state variables, a block of combinational logic which determines the state transition, and a second block of combinational logic that determines the output of an FSM. A common classification used to describe the type of an FSM is Mealy and Moore state machines. • • Mealy State Machine: Its output depends on current state and current inputs. In the above picture, the dotted line makes the circuit a mealy state machine. Moore State Machine: Its output depends on current state only. In the above...

Words: 724 - Pages: 3

Free Essay

Hello Google

...rice.edu/~pjv         Office  Hours:   Tue,  Th    1:30  –  3:30  pm       By  prior  arrangement  (send  email  to  setup)     Text:     David  Harris  and  Sarah  Harris       Digital  Design  and  Computer  Architecture       Morgan  Kauffman,  2nd  Edition,  2012       Evaluation  Criteria     Hwks  +  V1  Labs  (8)       35   Quizes2  (4)         20   3  Labs  (3)   H       25   Final  Exam4         20       1. 2. V  Labs  (Verilog  Labs)  will  typically  involve  simulation  using  Icarus  Verilog   In  some  cases  a    homework  set  and  V  Lab  may  be  combined  into  a  single  assignment.       In-­‐class   quizzes.   Most   will   take   the   entire   class   period   but   some   may     just   require   half   the   class.     There   will   be   one   chance   for   a   make-­‐up   quiz   in   the   last   week   of   the   semester.   It   is   strongly   suggested   you   avail   of   this   only   if   a   true   emergency   required   you   to   miss   a...

Words: 369 - Pages: 2

Free Essay

Getting Started Guide

...Getting Started Guide Opal Kelly XEM3001 XEM6001 XEM3005 XEM3010 XEM3050 XEM5010 XEM6010 Thank You! Thank you for purchasing an Opal Kelly XEM product. We’ve included this printed guide to help you start using the XEM and FrontPanel software. Much more documentation is available on the included CD-ROM. In addition, several examples are included which illustrate how to add FrontPanel support to your own FPGA designs. Finally, source code to several programs in both C/C++, Python, and Java show how easy it is to add FPGA communication to your own software. If you have any questions or just want to chat, please visit our community forums online at: http://forums.opalkelly.com For technical answers from our support staff, email us at: support@opalkelly.com Software, documentation, samples, and related materials are Copyright © 2005-2011 Opal Kelly Incorporated. Opal Kelly Incorporated Portland, Oregon http://www.opalkelly.com All rights reserved. Unauthorized duplication, in whole or part, of this document by any means except for brief excerpts in published reviews is prohibited without the express written permission of Opal Kelly Incorporated. Opal Kelly, the Opal Kelly Logo, and FrontPanel are trademarks of Opal Kelly Incorporated. Linux is a registered trademark of Linus Torvalds. Microsoft and Windows are both registered trademarks of Microsoft Corporation. All other trademarks referenced herein are the property of their respective owners and...

Words: 1922 - Pages: 8

Free Essay

Digital Clock Design on De1 Board

...Xu November 25, 2015 Contents Contents 1 1 Introduction 2 2 Methodology 2.1 Verilog code . . . . . . . . . . 2.1.1 Frequency divider . . . 2.1.2 counter unit & counter 2.1.3 display . . . . . . . . . 2.2 Symbols . . . . . . . . . . . . 2.2.1 frequency divider . . . 2.2.2 counter . . . . . . . . 2.2.3 display . . . . . . . . . 2.3 Vector waveform simulation . 2.3.1 frequency divider . . . 2.3.2 counter unit & counter 2.3.3 display . . . . . . . . . 2.4 Block diagram . . . . . . . . . . . . . . . ten . . . . . . . . . . . . . . . . . . . . . . tens . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 4 4 6 11 12 12 13 13 13 13 14 16 16 3 Simulation Result 20 4 Conclusion 23 Appendices 24 1 Chapter 1 Introduction This experiment requires students to design and implement a digital clock on DE1 board using Verilog HDL language. In this experiment, the digital clock was deigned to have four functions...

Words: 4223 - Pages: 17

Free Essay

Crime Investigation

...Competition on Building Circuits | Work experience following first engineering degree | Start Date | End Date | Employer | Description | | | | | | | | | | | | | Personal Statement | It will be a great honour if I am selected to pursue my Post Graduate Studies at your institution and be an asset to your institution. My undergraduate study is from Bangladesh at BRAC University where my major has varied from Electronics to Computer Networks. I have performed several project works on MATLAB simulation, arduino and raspberry Pi. I was a member of our Electrical and Electronics club where I organized several club fairs and competition regarding building circuits. My software competency varies from MATLAB, Java, VHDL, Verilog, Microprocessor Emulator and Proteus. I have also developed projects with raspberry Pi. My thesis topic is Performance and Evaluation Of Multilevel Solar Panel PV system where three solar panels are stacked over one another with minimum shadow adjustments in order to track sunlight at different times of the day and give values. I have performed programming in arduino to control and rotate the panels via a servo motors and track sunlight at different intervals of the day. My thesis project has allowed me to achieve different levels of knowledge in the area of programming and electronics. I plan to pursue my Masters Degree in University Of Saskatchewan in order to enhance my engineering skills more and allow me to have a degree that will broaden...

Words: 304 - Pages: 2

Premium Essay

Nt1310 Unit 5 Essay

...commands. This is due to the fact that this command instructs the controller to perform the LOAD MODE REGISTER command to the SDRAM. It is very important for the value that is to be passed to the LOAD mode register must be on the ADDR[11:0] bus signal. The value present in the ADDR[11:0] is directly masked to the SDRAM pins. This happens in the ADDR lines A11 to A0 when the control signals pass from LOAD MODE REGISTER to the SDRAM with the help of controller. In general, DDR SDRAM devices have an Extended mode register that is accessed with the LOAD_MODE command setting and setting of BA[1:0]=01b. This setting is done by keeping high the appropriate bits in ADDR during LOAD_MODE command. The mapping of ADDR to BA is generally defines in the Verilog file PARAMS.V. The operation of the LOAD_MODE register has ...

Words: 605 - Pages: 3

Free Essay

A Good Cv

...|Curriculum Vitae | |Personal Information | | NAME: | | MUHAMMAD JUNAID PASHA | | FATHER NAME: | |Tariq Mahmood | | POSTAL ADDRESS: | | House # F-3/17 | | | |HMC Housing Colony | | | |TAXILA | |MOBILE: | | +92-332-9853279 | | CNIC NO.: | |13503-4800438-7 | | E-MAIL: | | junaid_pasha43@yahoo.com | | NATIONALITY:...

Words: 341 - Pages: 2

Premium Essay

Food Allergies Research Paper

...is because most peanut oil undergoes a refining process, in which it is purified, refined, bleached, and deodorized” (“Eating Well”). When peanut oil is processed correctly, the proteins in the oil are removed, making it safe to eat. The seriousness of allergic reactions range from mild to life-threatening. Allergic reactions can involve the skin, gastrointestinal tract, respiratory tract, and the cardiovascular system (“Facts and Statistics”). Although some signs of an allergic response appear within seconds or minutes, first signs of a reaction may take up to two hours (“Food Allergy”). In some cases, there is a biphasic reaction, resulting in a second wave of symptoms that returns one to four hours after the first symptoms resolve (“Verilog” 1). The risk of a biphasic reaction is the reason why patients who have a severe response stay at the hospital for hours to be observed. Most allergic reactions are not life threatening, however, even minute amounts can trigger a response, some of which can lead to a severe reaction. Also, people that have previously experienced only mild symptoms may suddenly experience a severe reaction (“Food Allergy”). Doctors tend to stay away from labeling a food allergy as mild or severe because the seriousness of each allergic response is unpredictable. For some people, an allergic reaction may be uncomfortable, but not serious. For others, a food allergic response may be terrifying and life-threatening. The most common mild to severe food allergy...

Words: 2035 - Pages: 9

Free Essay

Business Analytics

...PREETHISH RAO rao.preethish@gmail.com +91 9535977838 +91 9449448236 Objective: Looking for a promising & challenging career in a company where I can acquire knowledge, sharpen my skills and contribute towards organization’s interests. Technical Skills: Programming/Scripting: C, Embedded C, Shell scripting, PERL, Python (basics), VHDL, Verilog Tools: MATLAB, Keil µVision, Arduino, Xilinx ISE, Iperf, IxChariot Assembly Language: Microcontroller 8051, Microprocessor 8086 Operating Systems: Windows, Linux Internship Experience: Intel Technology India Pvt. Ltd. (June 2014 – Present) * Performance analysis of different WLAN Technologies like 802.11n/ac with TCP/UDP protocols on Intel’s atom platform. * Automation of WLAN Throughput measurement. * Generating various scenarios for the validation of WWAN Technology on Intel’s atom platform. * Debugging Power & Performance issues related to WLAN, WWAN & GPS on the atom platform. Academic Projects: * Robot Navigation using Image Processing & Speech Recognition Competences: MATLAB & Arduino tool, ATmega328 Microcontroller, Speech Processing Description: In this project Image Processing & Speech Recognition are implemented on a Robot. The Robot is programmed to follows a path & also it is made to recognize speech commands to control it where there is no pre-defined path for it to follow. * Mobile Application controlled Prosthetic Arm Competences:...

Words: 462 - Pages: 2