...COUNSELLING PROCESS: FLOW CHART FOR THE CANDIDATE 1. WELCOME: CANDIDATE/ PARENT(S)/ GUARDIAN(S) 2 Computerized: 1. Additional persons, if accompanying, shall be guided to suitable waiting areas Attendance Desk 2. Candidate can proceed to any of the counters and show the JEE (Main) admit card. Identification documents shall be checked. 3. Collect, the Docket, which shall comprise, a) Set of Choice Forms b) Proforma for allocation of hostel seats. c) Document Verification Proforma d) Wait list request Proforma e) Undertaking Proforma f) List of items to be brought by hostellers (Incase hostel is allotted). 2. In case you are not carrying your copy of Instructions, which were sent to you by post, please obtain it from the reception desk. 3. You shall be guided by the sign postings and volunteers 4. Wait patiently. Your Queries will be answered by the competent authorities. 4. Documentation : 1. Write your Name & JEE (Main) overall Rank on the back side of the Demand draft that you are carrying. 2. Go through the instructions displayed on the screen and comply 3 Organize your documents...
Words: 665 - Pages: 3
...BANKWISE & CATEGORYWISE VACANCIES (PROVISIONAL) SR. NAME OF CATEGORIES HORIZONTAL RESERVATION NO. ASSOCIATE PWD XS BANK SC ST OBC GEN TOTAL HI VI OH DXS EXS 1 SBBJ 238 182 280 700 1400 34 18 14 63 140 2 SBH 288 158 510 924 1880 18 18 18 81 180 3 SBM 125 52 216 407 800 7 9 8 35 81 4 SBP 295 11 260 594 1160 21 14 12 52 116 5 SBT 295 63 660 1482 2500 25 25 25 109 253 TOTAL 1241 466 1926 4107 7740 105 84 77 340 770 STATE-WISE VACANCIES IN STATE BANK OF BIKANER & JAIPUR (PROVISIONAL) States/UTs SC ST OBC Gen Total HI VI OH Total DXS EXS Total PWD XS Rajasthan 238 182 280 700 1400 34 18 14 66 63 140 203 TOTAL 238 182 280 700 1400 34 18 14 66 63 140 203 STATE-WISE VACANCIES IN STATE BANK OF HYDERABAD (PROVISIONAL) States/UTs SC ST OBC Gen Total HI VI OH Total DXS EXS Total PWD XS Andhra Pradesh 161 71 281 489 1002 10 10 10 30 44 98 142 Gujarat 0 0 2 4 6 0 0 0 0 0 1 1 H.P. 1 0 0 1 2 0 0 0 0 0 0 0 J & K 0 0 1 1 2 0 0 0 0 0 0 0 Karnataka 76 49 103 187 415 4 4 4 12 17 37 54 Kerala 0 0 2 2 4 0 0 0 0 0 0 0 M.P. 1 0 1 0 2 0 0 0 0 0 0 0 Maharashtra 39 38 106 212 395 4 4 4 12 18 39 57 Rajasthan 0 0 0 2 2 0 0 0 0 0 0 0 Tamil Nadu 10 0 14 26 50 0 0 0 0 2 5 7 TOTAL 288 158 510 924 1880 18 18 18 54 81 180 261 STATE-WISE VACANCIES IN STATE BANK OF MYSORE (PROVISIONAL) States/UTs SC ST OBC Gen Total HI VI OH Total DXS EXS Total PWD XS Karnataka 104 45 175 325 649 6 7 7 20 29 65 94 Kerala 1 0 2 4 7 0 0 0 0 0 1 1 Maharashtra 5 6 18 37 66 0 1 1 2 3 7 10 Tamilnadu 15...
Words: 6885 - Pages: 28
...पररीकक्षारर्थी कक्षा नक्षाम एववं पतक्षा: Name & Address of the Candidate पररीकक्षारर्थी कक्षा अनक्रमक्षावंक न जनम ततथर Date of Birth 1305270034 02-06-1991 सवं0 Candidate’s Roll No. ववजक्षापन सवं0 2/2012 और 2/2015 कके अनसक्षार न As per the advertisement 2/2012 & 2/2015 JATIN CHAND KUMAWAT A-68 M.D Colony Gandhi Nagar Naka Madar, Ajmer, Rajasthan, 305007 Paste your recent passport size photograph here/यहहह वपतक्षा कक्षा नक्षाम / Father’s Name TARA CHAND KUMAWAT पररीकक्षा ककेनन्द्र कक्षा नक्षाम एववं पतक्षा: Name and Address of Examination Centre: आवकेददित पदि/ Post Applied For Junior Executive (Law) अपनने हहल कने वरर/ Category GENERAL पहसपपोरर्ट आकहर कह फपोरपो पनेसर करर 2715100045 Application Ref. No. Arwachin Bharti Bhawan Sr.Sec School उपससरत हहोनके कक्षा समय Reporting Time 08.30 AM C Block Vivek Vihar Delhi Delhi India 110095 पररीकक्षा ककी ततथर व समय Date & Time of Exam 09/01/2016 10:00 AM - 12:00 PM (पररीकक्षा पक्षाथधिकरण) (Examination Authority) (पररीकहरर्थी कह हससहकर) (Signature of the candidate) (पररीकहरर्थी कह हससहकर) (Signature of the candidate) ककपयक्षा तनमनललिखखित महतवपपणर तनदिर श धयक्षानपपवरक पढढ़ें / PLEASE READ THE FOLLOWING IMPORTANT INSTRUCTIONS CAREFULLY पररीकक्षा पद्धतत / SCHEME OF EXAMINATION पशनश्नों कके पकक्षार Types of Questions i. बहह-वविकलप उतसर कने सहर 120 विससहननषष्ठ प्रशन जजिसमर प्रतयनेक प्रशन कने ललए 1 अअंक कह हह! 120 Objective Type questions with...
Words: 2854 - Pages: 12
...Higher Secondary Level (10+2) Examination, 2012 Closing Date:10.08.2012 Date of Examination: 21.10.2012 & 28.10.2012 IMPORTANT INSTRUCTIONS TO CANDIDATES 1. Commission will hold a Combined All India Open Examination for recruitment to the posts of Data Entry Operator and Lower Division Clerk for which 12th Standard Pass or equivalent is the minimum qualification. The Examination will comprise of a Written Objective Type Examination followed by Data Entry Skill Test / Typing Test . The Commission will not undertake detailed scrutiny of applications for eligibility and other aspects at the time of written examination and, therefore, the candidature is accepted only provisionally. Before applying, candidates are advised to go through the requirements of educational qualification, age etc. and satisfy themselves that they are eligible for the concerned posts. Copies of supporting documents will be sought only from those candidates who qualify for the Skill Test/ Typing Test. When scrutiny is undertaken, if any claim made in the application is not found substantiated, the candidature will be cancelled and the Commission’s decision shall be final. BEFORE APPLYING, CANDIDATES IN THEIR OWN INTEREST ARE ADVISED TO GO THROUGH THE DETAILED INSTRUCTIONS CONTAINED IN THIS NOTICE AND ALSO AVAILABLE ON THE WEBSITE OF THE COMMISSION( http://ssc.nic.in) Candidates seeking reservation benefits available for SC/ST/OBC /PH/EXS must ensure that they are entitled to such reservation as per eligibility prescribed...
Words: 11043 - Pages: 45
...Systematic design of 3-bit counter with D flip-flops • Follow same procedure as before, building up the transition table • The difference is in the inputs needed for the flip-flops: the behaviour of a D flip-flop is much simpler: - Qn+1 = D - i.e. Q output after clock transition = D input at transition (which depends on the present states of the flip-flops) - value of Qn (before clock transition) has no direct effect - it is just a simple memory cell (latch) • There are no “don’t care” inputs for a simple counter, which leads to more complicated logic. State transition table for 3-bit counter with D flip-flops The ‘present state’ and ‘next state’ columns are the same as for the JKs present state label 0 1 2 3 4 5 6 7 C 0 0 0 0 1 1 1 1 B 0 0 1 1 0 0 1 1 A 0 1 0 1 0 1 0 1 label 1 2 3 4 5 6 7 0 next state C 0 0 0 1 1 1 1 0 B 0 1 1 0 0 1 1 0 A 1 0 1 0 1 0 1 0 inputs needed DC 0 0 0 1 1 1 1 0 DB 0 1 1 0 0 1 1 0 DA 1 0 1 0 1 0 1 0 Because the D flip-flops are simple memories, the inputs needed are identical to the next state. Simply copy the columns across — that’s all there is to it! K-maps for 3-bit counter with D flip-flops BA DC C 0 1 00 01 11 10 0 1 BA 0 1 1 0 0 1 There are no “don’t care” entries here. DC = A ⋅ C + B ⋅C + A ⋅ B ⋅C = ( A + B )⋅ C + A ⋅ B⋅ C = ( A⋅ B) ⋅C + ( A⋅ B) ⋅C = ( A⋅ B) ⊕ C DB = A⋅ B + A ⋅ B = A⊕ B DB C 0 1 00 01 11 10 0 0 BA 1 1 0 0 1 1 DA C 0 1 00 01 11 10 1 1 0 0 0 0 1 1 DA = A Compare expressions for JK and D flip-flops J=K A B C D 1 A...
Words: 671 - Pages: 3
...COUNTERS A counter is simply a device that counts. Counters may be used to count operations, quantities, or periods of time. They may also be used for dividing frequencies, for addressing information in storage, or for temporary storage. Counters are a series of FFs wired together to perform the type of counting desired. They will count up or down by ones, twos, or more. In electronics, counters can be implemented quite easily using register-type circuits such as the flip-flop, and a wide variety of classifications exist: • Asynchronous (ripple) counter – changing state bits are used as clocks to subsequent state flip-flops • Synchronous counter – all state bits change under control of a single clock • Decade counter – counts through ten states per stage • Up/down counter – counts both up and down, under command of a control inputMontgomery • Ring counter – formed by a shift register with feedback connection in a ring • Johnson counter – a twisted ring counter • Cascaded counter • modulas counter. Each is useful for different applications. Usually, counter circuits are digital in nature, and count in natural binary. Many types of counter circuits are available as digital building blocks, for example a number of chips in the 4000 series implement different counters. Occasionally there are advantages to using a counting sequence other than the natural binary sequence—such as the binary coded decimal counter, a linear feedback shift register counter, or aGray-code...
Words: 1093 - Pages: 5
...Analysis of New England Foundry In this analysis of New England Foundry we need to make a comparison with each of the models or layouts, the first combined counter with the new mentioned model with separated counters, for the determination of time saved with the new layout and then the amount that could be saved per hour with the same. For the layout with combined counter there is 2 servers with a single waiting line, the queuing model that is being used is the M/M/s, because of this queuing pattern consists of single phase and multiple servers. The arrival rate of 7 (4+3) per hour and service rate of 5per hour, which gives the average time in the system W=0.3922hours or 23.53minutes (refer to Excel) the time taken per trip is as follows: For maintenance people it will be 23.53+6 (walking time taken) =29.53minutes. For molding people 23.53+2= 25.53minutes. For the new layout with separate counters, Bob for the maintenance shop and Pete for pattern shop both of them follow M/M/1 model with single-server and single-waiting line. Bob providing for the maintenance people, serves 6per hour at an arrival rate of 4per hour, giving the average time in the system W=0.50hours or 30minutes(shown in A5) with the time taken for trip is 2minutes 30+2=32minutes, this is an increase of time, 2.47minutes compared with the other layout for maintenance dept. Pete serving the molding people, serves 7per hour at an arrival rate of 3per hour, giving the average time...
Words: 429 - Pages: 2
...Lab 9. Counter design. 1. Objectives - Design of the synchronous finite state machine (FSM) with D-flip-flops and multiplexers - Verification of the circuit behavior with a CAD tool 2. Problem description Design the synchronous 4-bit counter which outputs follow the predetermined repeated sequence of states. The sequence of states represents the sequence of decimal digits of your ID number with the following exceptions: (1) digits which appear more than ones have to be deleted; (2) digit 9 has to be added at the end of the sequence if your ID has no 9. For example, for ID number 105123456 the second 1 and 5 are deleted and 9 is added at the end resulting in sequence 10523469. In the binary form the sequence is shown in Figure 1. The initial state is not critical. State 9 should be decoded to generate special signal SYNC shown in denominator in Figure 1. In the prelab: the circuit behavior has to be verified in OrCAD. The maximum clock frequency has to be calculated using timing specs of the flip-flops and multiplexers (logical gates) from datasheet. In the experiment: first, the functionality of the counter has to be tested with a pushbutton that controls the clock and a 7-segment LED display connected to the outputs. Finally, the counter sequence should be demonstrated with the logic analyzer synchronized with SYNC signal, 4inputs of the logic analyzer should be grouped into a bus. 3. Approaches Outputs of four D-flip-flops Q3Q2Q1Q0 serve as outputs of the counter. Next states...
Words: 1781 - Pages: 8
...this lady a digital camera from the display cabinet. She’s been waiting half an hour and then……” Alright Chris I can help you out for a little while…..” two hours later, Kyle exited the electronics department disheartened. That’s no way for a store manager to spend his afternoon. There’s got to be a logical way to solve this, thought Kyle. He walked back to his office and wrote down the facts as he knew them. 6. Store policy allows customers to check out other items at the electronics counter if they are making purchases in that department. {This makes sense especially if the customer wants to write a check for the entire purchase.} Sebenarnya pelanggan layak membuat pemeriksaan sebelum dan selepas membeli. Ini kerana pelanggan mempunyai hak untuk mendapatkan barang dan perkhidmatan yang terbaik. 7. Store clerks must monitor the locked cabinets and stay with a customer who wants to view an item from the cabinet. 8. Because of the size of the enclosed department, only two checkout counters will fit in electronics. 9. Moving the electronics department to the front of the store would not be wise because shoppers tend to pick up impulse items on their way to the center of the...
Words: 414 - Pages: 2
...1- Implement Asynchronous Counters Theory: 1. What makes a counter asynchronous? The counter is asynchronous because its clock is only applied to a single flip-flop. 2. What is the modulus or count range of the following counter? 16 cycles will count from 0-15 Planning: 3. What is the purpose of the ELVISmx Dig In instrument? display the output of the counter Test Procedure: 4. Record the observed values from Lab 5 Table 5-1. Record the state number, the value of QDQCQBQA, the hexadecimal and decimal values. StateNumber | DataLine 7 | DataLine 6 | DataLine 5 | DataLine 4 | Hexadecimal | Decimal | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 2 | 0 | 0 | 1 | 0 | 2 | 2 | 3 | 0 | 0 | 1 | 1 | 3 | 3 | 4 | 0 | 1 | 0 | 0 | 4 | 4 | 5 | 0 | 1 | 0 | 1 | 5 | 5 | 6 | 0 | 1 | 1 | 0 | 6 | 6 | 7 | 0 | 1 | 1 | 1 | 7 | 7 | 8 | 1 | 0 | 0 | 0 | 8 | 8 | 9 | 1 | 0 | 0 | 1 | 9 | 9 | 10 | 1 | 0 | 1 | 0 | A | 10 | 11 | 1 | 0 | 1 | 1 | B | 11 | 12 | 1 | 1 | 0 | 0 | C | 12 | 13 | 1 | 1 | 0 | 1 | D | 13 | 14 | 1 | 1 | 1 | 0 | E | 14 | 15 | 1 | 1 | 1 | 1 | F | 15 | | | | | | | | | | | | | | | ------------------------------------------------- Part 2- Implement Synchronous Counters Theory: 5. What makes a counter synchronous? Because its clock is applied to each of the flip-flops. 6. What is the purpose of the ~U/D control signal for the 74191 Synchronous Counter? when low, counts up, when...
Words: 591 - Pages: 3
...1(a) F(w,x,y,z) = wʹxʹyʹzʹ + wʹxʹyzʹ + wxʹyʹzʹ + wʹxyʹzʹ + wʹxyz + wʹxyzʹ + wxʹyzʹ | | | | | | | | | | | | | | | | Minimal sum of products form: F(w,x,y,z) = x’z’ + w’z’ + w’xy (b) F (w,x,y,z) = xz’ + w’z’ + w’xy (using Only NAND Gates) F F (c) (i) | | | | | | | | S (p,q,r) = p | | | | | | | | T (p,q,r) = pq’ + p’q = p XOR q | | | | | | | | U (p,q,r) = q’r + qr’ = p XOR r (ii) (d)(i) Multiplexer How it works: * A multiplexer is a combinational circuit which connects multiple input lines to a single output, allowing only a single selected input signal to be passed to the output line at a time. * An Input signal is selected to be passed to output based on selection code which is implemented as two select lines. Typical Inputs and Outputs: * Consider a 4 -to -1 Multiplexer, typical inputs include four input lines labelled C0, C1, C2 and C3, along with two select lines labelled S0 and S1. * Output include single output line labelled F. Labelled diagram of 4-to-1 Multiplexer: (ii) Jk Flip Flop How it works: * A JK flip-flop is a sequential circuit which has two inputs that are similar to that of an S-R flip-flop, however all possible combinations of input values are valid...
Words: 1667 - Pages: 7
...Asynchronous Counter: 2 Muhammad Usman Arif 12/11/2013 1 12/11/2013 MODULUS OF A COUNTER: The modulus of a counter is the number of unique states that the counter will sequence through. The maximum possible number of states (maximum modulus) of a counter is 2n. Where n is the number of flip-flops in the counter. TRUNCATED SEQUENCES: Counters can also be designed that have a number of states in their sequence that is less than the maximum of 2n.the resulting sequence is called a truncated sequence. Muhammad Usman Arif 3 12/11/2013 ASYNCHRONOUS DECADE COUNTER: To obtain a truncated sequence, it is necessary to force the counter to recycle before going through all of its possible states. For example, the BCD decade counter must recycle back to the 0000 state after the 1001 state. One way to make the counter recycle after the count of nine (1001) is to decode count ten (1010) with a NAND gate and connect the output the clear (CLR) input. 4 Muhammad Usman Arif 12/11/2013 2 12/11/2013 ASYNCHRONOUS DECADE COUNTER: 5 Muhammad Usman Arif 12/11/2013 PARTIAL DECODING: Notice in the figure that only Q1 and Q3 are connected to the NAND gate inputs. This arrangement is an example of partial decoding; in which the two unique states (Q1 = 1 and Q3 =1 ) are sufficient to decode the count of ten because none of the other states (zero through nine) have both Q1 and Q3 HIGH at the same time. When the counter goes into...
Words: 492 - Pages: 2
...Timers and Counters Exercise 2.2 1. Define the following timer bits: timer enable, timer timing, and timer done. ANSWER: Timer enable bit: The enable bit is true when the rung input logic is true, and the enable bit is false when the rung input logic is false. When the EN bit is true the timer accumulator is incrementing at the rate set by the timer time base. Timer timing bit: indicates when timing action is occurring and can be used to control timed events in automation applications. Timer done bit: the end of the timing process by changing states from false to true or from true to false depending on the type of timer instruction used. 2. Compare and contrast the true and false states of the timer timing bit for the on-delay timer, the off-delay timer, and the retentive timer. ANSWER: In the true states for all three have the accumulator value is less than the preset value, but for off-delay timer the timer rung is false unlike the retentive timer and on-delay that the timer rung is true. In the false states for all three have the accumulator is equal to or greater than the preset value. Like the true state retentive timer and on-delay timer both have the same condition and that are false if the timer rung is false, but the on-delay timer has other condition that are false if the timer done bit is true. The off-delay has a condition that are false if the timer done is false. 3. What is the difference between a retentive timer and a non-retentive timer? ...
Words: 575 - Pages: 3
...วงจรนับ (Counter) วงจรรีจีสเตอร์ (Register) 1. บทนำ วงจรนับและรีจีสเตอร์เป็นการประยุกต์เอา ฟลิปฟลอป มาใช้งาน วงจรนับเป็นวงจรที่เกิดจากการนำ ฟลิปฟลอปมาต่อรวมกันหลายตัว เพื่อทำหน้าที่นับจำนวน คล๊อก (Clock) หรือพัลซ์ (Pulse) ที่ป้อนเข้าทางอินพุต หรือบางที่อาจเรียกว่าวงจรหารความถี่ ส่วนรีจีสเตอร์ก็เช่นเดียวกันโดยจะประกอบด้วย ฟลิปฟลอปเป็นพื้นฐาน ใช้ทำหน้าที่เก็บข้อมูลก่อนนำไปประมวลผลและใช้เลื่อนข้อมูล ซึ่งเรียกว่า ชิฟรีจีสเตอร์ (Shift Register) ในบทนี้จะได้กล่าวถึงรายละเอียดต่อไป วงจรนับแบ่งได้เป็น 2 ชนิด ได้แก่ วงจรนับแบบไม่เข้าจังหวะ (Asynchronous) และวงจรนับแบบเข้าจังหวะ (Synchronous) 2. Asynchronous Counter (Ripple Counter) วงจรนับแบบไม่เข้าจังหวะ โดยพื้นฐานจะใช้ J-K Flip Flop มาต่อเรียงกันดังวงจรในรูปข้างล่าง สถานะเอาท์พุตของ ฟลิปฟลอปแต่ละตัว (ฟลิปฟลอป 1 ตัว จะแทนเลขฐานสองได้ 1 บิท) ขึ้นอยู่กับสถานะเอาท์พุตของฟลิปฟลอปตัวก่อนหน้า คือ ฟลิปฟลอปตัวแรกจะส่งสัญญาณ (Pulse ) จาก Q ไปกระตุ้น (Trigger) ที่ Clk ของฟลิปฟลอปตัวที่สอง และฟลิปฟลอปตัวที่สองจะส่งสัญญาณไปกระตุ้น (Trigger) ที่ Clk ของฟลิปฟลอปตัวที่สาม ไปเรื่อย ๆ ตามลำดับ การทำงานของวงจรแบบนี้มีลักษณะไหลเป็นระลอก จึงทำให้มีชื่ออีกอย่างหนึ่งว่า วงจรนับแบบริบเปิล (Ripple Counter) 3. Binary Counter Binary Counter เป็นวงจรบันเลขฐานสอง ตัวอย่างวงจรข้างล่างเรียกว่า วงจรนับเลขฐานสองแบบไม่เข้าจังหวะ (Asynchronous Binary Counter) ใช้ J-K ฟลิปฟลอป และ ฟลิปฟลอปทุกตัวต่อในอยู่ในสถานะ Toggle คือ ให้ J และ K เป็น "1" เพื่อเตรียมพร้อมที่จะให้ ฟลิปฟลอป เปลี่ยนสถานะเอาท์พุต เมื่อมีคล็อก (Clock) ชนิดขอบขาลง...
Words: 715 - Pages: 3
...because it does not take into account the experience the candidate may have. The plan starts out around the industry level and that is why most of the better-qualified candidates go to the competition. The better candidates like to know they are getting what they are worth. The riskier the plan the more experience the person should have. The plan that is the most attractive depends on the experience level of the person accepting the offer. The bonus level is attractive for people that are well established but for those that are breaking into the field the pressure to perform may be too much. So keeping it simple to start is the safest way to ensure long-term success. If you were going to be an offer receiver, which of the three plans would you choose, and why? I would choose the standard plan to start with and as I learned the job, I would make a more informed choice. A plan that does not force me to perform as soon as I walk in the door but does offer some incentive to improve is the perfect plan for me. All things take time and hard work to master especially something you want to be successful doing. The fact that I could still earn a bonus while learning would provide enough motivation for me to start meeting expectations as soon as applicable. Predict and justify if the HVP program will likely increase the job offer acceptance rate. The new plans allow flexibility and this should be attractive to new candidates. The standard plan seems to be the one that is the fairest...
Words: 1314 - Pages: 6
